

United States Patent and Trademark Office

~

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	· FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/523,517	02/04/2005	Taro Kamiko	2004 LW 2488 US	1666
48154 7590 08/01/2007 SLATER & MATSIL LLP			EXAMINER	
17950 PRESTO SUITE 1000	ON ROAD	ALSIP, MICHAEL		
DALLAS, TX	75252		ART UNIT	PAPER NUMBER
			2186	
			MAIL DATE	DELIVERY MODE
			08/01/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
Office Action Summary		10/523,517	KAMIKO ET AL.			
		Examiner	Art Unit			
		Michael Alsip	2186			
The Period for Rep	MAILING DATE of this communication app ly	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status			•			
1)⊠ Resp	onsive to communication(s) filed on 21 Ju	ine 2007.				
	This action is FINAL . 2b) ☐ This action is non-final.					
3) Since	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
close	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of	Claims					
4)⊠ Clain	4)⊠ Claim(s) <u>1-15</u> is/are pending in the application.					
4a) O	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Clain	6)⊠ Claim(s) <u>1-15</u> is/are rejected.					
7) Clain	_					
8) Clain	8) Claim(s) are subject to restriction and/or election requirement.					
Application Pa	npers					
9)∏ The s	pecification is objected to by the Examine	r.				
10)⊠ The drawing(s) filed on <u>04 February 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under	35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 						
2.	Certified copies of the priority documents					
3	3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
	•					
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date Notice of Informal Patent Application						
Paper No(s)/Mail Date 6) Other:						

Application/Control Number: 10/523,517 Page 2

Art Unit: 2186

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 3-6, 8,9, 11-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Merrel et al. (US 5,829,038).
- 3. Consider **claim 1**, Merrel et al. discloses a data processing system having: at least one processor chip including a processor unit and an internal data cache (Col. 2 lines 59-65), and an interface which is configured to receive data from the processor chip (where the cache hierarchy interfaces the main memory with the CPU and receives data to be written from the processor chip, the claim language does not require that the interface be external to the processor chip, therefore the cache is considered the interface between the processor and the external memory), the interface further configured to discard **all** the data **to be written to an external memory** received from the processor chip (Col. 3 lines 46-67 and Col. 4 lines 1-37 where data written back to the cache hierarchy will eventually become a victim line and be evicted (discarded) and the examiner considers all the data to be written to an external memory that is discarded, to be the data that is written back due to eviction, where the discarded data is discarded from the cache).

Art Unit: 2186

4. Consider **claim 3**, as applied to **claim 1** above, Merrel et al. discloses a data processing system according to **claim 1** further including one or more further processing chips which have read/write access to external memory (Col. 2 lines 16-17, Col. 5 lines 22-26).

Page 3

- 5. Consider **claim 4**, Merrel et al. discloses a method of operating a processing chip having a processor, an internal data cache and a cache controller for transmitting write instructions out of the integrated circuit (Col. 2 lines 60-65, Col. 3 lines 25-34), the method including discarding the write instructions (Col. 3 lines 46-67 and Col. 4 lines 1-37, where the write back instructions are canceled (discarded) if in the cache hierarchy there exists associated cache line in a lower level cache is modified or clean) and arranging for the program code operated by the processor to require only the data cache as memory (The purpose of the cache and control of the cache (replacement policy) is to reduce the amount of times the processor needs to access slower memory to retrieve its desired data by keeping as much of the require program data as possible in the cache, therefore if the program being run is only as big as the cache the program will use only the cache as its memory).
- 6. Consider **claim 5**, as applied to **claim 1** above, Merrel et al. discloses a data processing system according to **claim 1**, wherein the at least one processor chip comprises exactly one processor chip (Fig. 1).
- 7. Consider **claim 6**, as applied to **claim 1** above, Merrel et al. discloses a data processing system according to **claim 1**, wherein the at least one processor chip comprises two processor chips (Col. 2 lines 16-17, Col. 5 lines 22-264).

Art Unit: 2186

8. Consider claim 8, Merrel et al. discloses a data processing system comprising: a processor chip including an internal processor coupled to an internal data cache (Col. 2 lines 59-65); an external memory (Fig. 1); and an interface coupled between the processor chip and the external memory, the interface configured to receive memory data from the external memory and transfer the memory data to the processor chip (where the cache hierarchy interfaces the main memory with the CPU, transferring data to and from the main memory and CPU, the claim language does not require that the interface be external to the processor chip, therefore the cache is considered the interface between the processor and the external memory), the interface further configured to receive processor data from the processor chip and discard all the processor data to be written to the external memory (Col. 3 lines 46-67 and Col. 4 lines 1-37 where data written back to the cache hierarchy will eventually become a victim line and be evicted (discarded) and the examiner considers all the data to be written to an external memory that is discarded, to be the data that is written back due to eviction, where the discarded data is discarded from the cache).

Page 4

9. Consider **claim 9**, as applied to **claim 8** above, Merrel et al. discloses a data processing system according to **claim 8**, further comprising a control circuit coupled to the interface circuit, the control circuit providing a control signal to indicate whether data received by the interface should be discarded (the cache controllers for each cache in the hierarchy are the control circuits which contain the algorithms for determining which data is moved in and out of cache (cache replacement policy), including the eviction (discarding) of data in the cache).

Art Unit: 2186

10. Consider **claim 11**, as applied to **claim 8** above, Merrel et al. discloses a data processing system according to **claim 8**, further comprising: a second processor chip that includes an internal processor coupled to an internal cache; and a second interface, wherein the second processor chip is coupled to the external memory through the second interface (Fig. 1, Col. 2 lines 16-17, Col. 5 lines 22-26, where each processor in the multi-processor cluster will have the same configuration as in fig. 1).

Page 5

- 11. Consider **claim 12**, as applied to **claim 11** above, Merrel et al. discloses a data processing system according to **claim 11**, further comprising a system bus coupled to the processor chip, the second processor chip, the interface, and the second interface (Fig. 1, Col. 2 lines 16-17, Col. 3 lines 24-34, Col. 5 lines 22-26, wherein in a cluster the databus will be used in the same fashion as per the embodiment described).
- 12. Consider **claim 13**, as applied to **claim 12** above, Merrel et al. discloses a data processing system according to **claim 12**, further comprising a third processor chip coupled to the system bus (Fig. 1, Col. 2 lines 16-17, Col. 5 lines 22-26).

Claim Rejections - 35 USC § 103

- 13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 14. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

Art Unit: 2186

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 15. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Merrel et al. (US 5,829,038) as applied to claim 1 above, and further in view of Klein (6,401,199 B1).
- 16. Consider **claim 2**, as applied to **claim 1** above, Merrel et al. discloses a data processing system according to **claim 1** in which the interface is coupled to a memory (Merrel et al: Col. 2 lines 59-65), but Merrel does not explicitly state that the interface passing data to the processor chip during initialization, whereas Klein does teach this (Klein: abstract Col. 1 lines 22-63).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have the processor chip initialize through the cache hierarchy interface of Merrel, because Klein teaches that running the bootstrap programs from RAM instead of ROM is faster and also the use of ROM to hold initialization data at start-up is well-known because the data is not lost when the system is shutdown (Klein: Col. 1 lines 22-63).

- 17. Claims 7 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Merrel et al. (US 5,829,038) as applied to claims 1 and 9 above, and further in view of The Cache Memory book by Him Handy (Handy).
- 18. Consider **claims 7**, as applied to **claim 1** above, Merrel et al. discloses a data processing system according to **claim 1**, but does not explicitly disclose wherein the

Art Unit: 2186

processor chip further includes an internal cache controller coupled between the internal data cache and the processor unit whereas Handy does teach this feature (Handy: Fig. 2.4 pages 42-49, all CPU/cache interactions are controlled by the cache controller which must intercept all of the CPU's signals).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have the cache controller between the internal data cache and processor unit in the system of Merrel et al., because Handy teaches that all CPU/cache interactions are controlled by the cache controller which must intercept all of the CPU's signals, therefore it would be obvious for the cache controller to be between the internal data cache and processor unit (Handy: Fig. 2.4 pages 42-49).

19. Consider **claim 10**, as applied to **claim 9** above, Merrel et al. discloses a data processing system according to **claim 9**, but does not explicitly state wherein the control circuit comprises a decoder (Handy: Fig. 5.5, pages 196-197).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have a decoder in the control circuit in the system of Merrel et al., because Handy teaches that using a decoder with the control circuit for the cache reduces delays in determining cache hits and misses (page 196-197).

- 20. Claims 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Merrel et al. (US 5,829,038) as applied to claim 13 above, and further in view of Stewart et al. (US 5,157,780).
- 21. Consider **claim 14**, as applied to **claim 13** above, Merrel et al. discloses a data processing system according to **claim 13**, but does not explicitly state the system of

Art Unit: 2186

claim 13 wherein the third processor chip comprises a master processing unit and wherein the processor chip and the second processor chip comprise slave processing units, whereas Stewart et al. does teach this feature (Fig. 1, Col. 1 lines 13-18).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have a plurality of processors implemented in a master/slave configuration in the system of Merrel et al., because Stewart et al. teaches that it is common to use redundant processors to provide a fail-safe mode of operation (Col. 1 lines 13-18).

22. Consider **claim 15**, as applied to **claim 14** above, Merrel et al. discloses a data processing system according to **claim 14**, further comprising a second external memory **directly** coupled to the system bus. (The examiner is taking official notice to the fact that it is well-known and common in the art that computer systems have a type of ROM connected to the system bus for BIOS or initialization of the system upon start-up).

It would have been obvious to one of ordinary skill in the art at the time of the invention to have a second external memory coupled to the system bus in the system of Merrel et al., because it is notoriously well-known and common in the art to have ROM connected to the system bus to initialize a processing system upon start-up.

Response to Arguments

- 23. Applicant's arguments filed 6/21/2007 have been fully considered but they are not persuasive.
- 24. Applicant argues that Merrel does not disclose any interface between the processor/cache and the external memory, the examiner is not persuaded by this argument. The examiner is considering the cache to be the interface between the

Page 9

Application/Control Number: 10/523,517

Art Unit: 2186

processor and the external memory, the claim language does not require that the interface be external to the processor chip and the cache is between the processor and the external memory. The applicant also argues that there is no discarding of data once it leaves the cache on its way to the external memory, the examiner is also not persuaded by this argument. The discarding of the data is considered to be when the cache discards the data such as an eviction, this data is discarded and written back.

- 25. Applicant's argument pertaining to **claim 3** fails to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references.
- 26. In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case Klein is brought in for **claim 2** to illustrate a memory (ROM) connected to the interface and the ability to pass data for initialization of the processor chip to the chip and also the use of having this initialization done through RAM instead of ROM to receive latency benefits, the examiner considers this a valid combination (Klein: abstract, Col. 1 lines 22-63).

Application/Control Number: 10/523,517 Page 10

Art Unit: 2186

27. In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Handy is brought into the rejection to illustrate the need for the internal cache controller to be coupled between the internal data cache and the processing unit, combining Merrell with a reference that describes how cache memory works and the design of cache memories is a valid combination.

- 28. With respect to **claim 10**, applicant argues that the combination of references does not teach "that a control circuit provide a control signal to the interface circuit where the control circuit is a decoder" required by **claim 10**, the examiner is not persuaded by this argument. The claim language states the "control circuit comprises (includes) a decoder", not that the control circuit is a decoder, therefore the argument is moot.
- 29. With respect to **claim 14**, applicant argues that the motivation for the combination of references used is not valid because the reason for combining does not suggest what the inventor has done, the examiner is not persuaded by this argument. The MPEP states "The reason or motivation to modify the reference may often suggest what the inventor has done, but for a different purpose or to solve a different problem. It

Art Unit: 2186

is not necessary that the prior art suggest the combination to achieve the same advantage or result discovered by applicant. >See, e.g., In re Kahn, 441 F.3d 977, 987, 78 USPQ2d 1329, 1336 (Fed. Cir. 2006)", therefore the combination made is valid.

30. Applicant's arguments with respect to **claim 15** have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

31. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael Alsip whose telephone number is 571-270-1182. The examiner can normally be reached on Monday through Friday 7:30AM to 5:00PM.

Art Unit: 2186

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Michael Alsip Examiner Art Unit 2186

MA

Julv 24. 2007

50t. 7/27/07

MATTHEW KIM EXAMINER
SUPERVISORY PATENT EX 2100
TECHNOLOGY CENTER 2100